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1 Introduction
Real-time and embedded (RTE) systems have high requirements regarding safety aspects. En-
suring the correctness by applying formal methods during the development of such systems is a
widely accepted approach. It is commonly agreed that using specification languages and their
corresponding verification techniques can significantly reduce design errors and development cost.
Among the approaches of doing formal verification, model transformation is widely used and has
many advantages. Transforming a new specification into an existing one enables the reuse of ex-
isting tools. For example, it can avoid the extremely high cost of building a new efficient model
checker. However, this approach provides a safe analysis method only if there is a guarantee that
the process preserves the semantics of the original specification, that is to say that the transfor-
mation is correct. Depending on the source and target languages, this notion of correctness is
not easy to achieve.
In this paper, we propose a correct transformation from CCSL to Promela for verifica-
tion. CCSL [1] is a newly defined clock constraint specification language coming with MARTE.
MARTE [2] is a UML Profile for Modeling and Analysis of Real-Time and Embedded systems,
which has recently been adopted by the Object Management Group (OMG). It provides an ex-
plicit formal semantics to the UML elements and brings interoperability between the existing
languages and formalisms of the RTE domain. A CCSL specification is attached to a MARTE
model to specify its logical and chronometric time constraints. In this paper, we only focus
on logical time constraints. CCSL supports both synchrony and asynchrony. Clock constraints
in CCSL rely on three basic relations, coincidence, precedence and exclusion. Coincidence ex-
presses synchronous dependency, that two clocks must tick simultaneously at that time. While
precedence and exclusion express asynchronous dependency.
Promela is a verification modeling language supported by the SPIN model checker [3]. In
Promela, system components are modeled as concurrent processes. The execution of processes
are asynchronous and interleaved. In each step only one enabled action of a process is performed,
without any assumptions of the relative speed of process executions. To model the logical discrete
time in CCSL, we introduce a “coincident instant” concept into Promela. Then the three basic
relations of CCSL constraints can be modeled. Tickings occur in one coincident instant are
regarded as coincident. Correspondingly, properties of a transformed Promela model should
be checked coincident instant by coincident instant. So we define some patterns for expressing
correctness properties during the verification.
The correctness of our transformation is proved in three steps. First, we define checkpoint
transition systems (CTSs) to model the behaviors of a CCSL specification and its transformed
Promela model. Checkpoint parallel composition and checkpoint bisimulation over CTSs are also
defined. Then we prove that our transformation preserves the checkpoint bisimulation. Based
on that, we show that the logical truth is preserved during the transformation and verification.
If a property (following the patterns) is satisfied by a transformed Promela model, then the
corresponding property is satisfied by the source CCSL specification.
The remainder of the paper is structured as follows: Section 2 gives a short introduction to
MARTE time structure and CCSL. Checkpoint transition systems and checkpoint bisimulation
are defined in Section 3. Section 4 presents the transformation from CCSL to Promela and
proves the correctness of the transformation. Related work is represented in Section 5. Then we
conclude and discuss the future work in Section 6.
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2 MARTE time structure and CCSL
2.1 Logical time
In RTE system design, timing requirements specify not only the physical time but also the causal
functional intent. Logical multiform time is required. Modeling with logical time partial ordering
was advocated in [4]. Logical clock, originally defined by Lamport [5], is a widely adopted way
of representing logical time. A logical clock only relies on (partial or total) ordering of instants.
The time duration between two instants is not necessarily relevant.
2.2 Clock
MARTE supports both discrete/dense and chronometirc/logical time. Clocks are defined to give
access to time structures in MARTE. Here, we only exhibit logical time. A logical clock is a
5-tuple [6] 〈I,≺,D, λ,U〉, where I denotes a set of discrete instants, ≺ is a total, irreflexive and
transitive binary relation on I, named strict precedence, D is a set of labels, λ : I → D is a labeling
function, U stands for a unit. An instant of a clock is when the clock ticks. Instants can be
indexed by natural numbers in a way that respects the ordering on I: let N∗ = N\0, idx : I → N∗,
∀i ∈ I, idx(i) = k if and only if i is the kth instant in I. For any clock c = 〈Ic,≺c,Dc, λc,Uc〉,
c[k] denotes the kth instant in Ic(i.e., k = idxc(c[k])). To simplify computations, a virtual instant
c[0] is used, c[0] ≺ c[1].
2.3 Time structure and CCSL
A time structure is a pair < C,>, where C is a set of clocks,  is a reflexive and transitive
binary relation on
⋃
c∈C Ic, named precedence. From precedence, four instant relations are
derived: Coincidence (≡,4 ⋂ <), Strict precedence(≺,4 \ ≡), Independence(‖, 4 ⋃ <), and
Exclusion(# ,≺ ⋃ ).
Usually, the number of instants of a set in a time structure is infinite. Specifying a full time
structure using only instant relations is not realistic. So clock constraints, which are built on
instants relation, are defined. The dedicated language CCSL for expressing clock constraints is
introduced [1]. In CCSL, a clock constraint is a clock relation between two clocks or a clock
expression which defines a new clock on existing clocks. A CCSL specification consists of sev-
eral clocks and constraints among them. It is attached to a MARTE model to specify time
requirements. A run of a CCSL specification is a sequence of coincident instants. A coinci-
dent instant has several valid configurations, each of which is a set of ticking decisions of the
clocks without violation of any clock constraint. Which valid configuration is chosen in a run is
non-deterministic.
2.4 Example
We use a common used example Digital Filter (DF) to show how to use CCSL and illustrate our
transformation approach. DF is used in a video system. It reads image pixels from a memory,
filters them and then sends output pixels out to a display device. One image is composed of LPI
lines per image, each line consists of PPL pixels per line. The pixels are stored in words. A word
contains PPW pixels per word, a line WPL words per line (WPL = [PPL/PPW]). The pixel
transformation (digital filtering) is defined by a dot product: y[k] = Σj=+Lj=−Lc[j] ∗x[k− j], where k is
a natural number, index of pixels in a line, y is an array of output pixels, x is an array of input
pixels, c is an array of 2L + 1 constant coefficients. We can consider DF as a component with
four signal ports. The input port InWord conveys WORD, the output port OutPixel conveys
Inria
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PIXEL. The two other output ports (Ready and EndOfLine) are pure signals, that is, they do
not carry values and are used for signaling some event occurrences.
The work flow of a DF can be specified as: It requests a new incoming word by asserting
ready. In response, an external memory sends back the next word of the image (signal inWord).
Signal outPixel is sequentially issued after receiving inWord and performing the filtering. Signal
endOfLine is asserted each time the last pixel of a line is emitted(Cstr4,5). Each request is
followed by a new word and no new request is sent before the preceding request has been ac-
knowledged(Cstr1). Because of the chosen data structure, input pixels are packed within words
of length PPW, which is 4 here, whereas output pixels are individually released(Cstr2,3). The
output pixels should be delivered fast enough so the communication buffer contains at most two
words(Cstr6-Cstr10). Its CCSL specification is represented below and the detailed analysis proce-
dure can be found in [7]. We forbid nested clock expression, a clock defined by a clock expression
is always named. This entails no loss of generality because nested clock expressions are replaced
by clock definitions, one per clock expression [1]. E.g., inWord ≺ (outP ixel filteredBy (1000)ω)
is split to Cstr2 and Cstr3.
Cstr1. ready alternateWith inWord
Cstr2. outPack , outP ixel filteredBy (1000)ω
Cstr3. inWord ≺2 outPack
Cstr4. endOfLine , outP ixel filteredBy (07.1)ω
Cstr5. twoWord , inWord filteredBy (0.1)ω
Cstr6. outm1 , outP ixel filteredBy 0.(1.07)ω
Cstr7. outm2 , outP ixel filteredBy 02.(1.07)ω
Cstr8. twoWord ≺2 outm2
Cstr9. outm1 ≺2 twoWord
3 Checkpoint transition systems
Bisimulation is a usual way to compare the semantics of two systems. But for our transforma-
tion, the classical bisimulation equivalences, e.g., strong bisimualtion, weak bisimulation, are too
strong and unnecessary. During the verification, properties are checked at special states. It is
natural to introduce checkpoint as comparison unit. So we define checkpoint transition systems
and checkpoint bisimulation over them.
Definition 1 Checkpoint Transition System(CTS)
A CTS is a tuple T = {S,A,→, I, clp}, where
• S is a finite set of states.
• clp : S → {0, 1} is a function defining checkpoints of the system. A state s ∈ S with
clp(s) = 1 is called a checkpoint.
• A = A ∪ τ , A is a finite set of actions and τ is the invisible action.
• I ⊆ S is the set of initial states. Each initial state i ∈ I is a checkpoint, clp(i) = 1.
• → is the set of transitions: →⊆ S ×L× S, L = P(A). Each label l ∈ L is a set of actions,
representing the simultaneously performed actions during that transition. A transition
(s, l, s
′
) ∈→ is often writhen as s l−→ s′ for simplicity.
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Checkpoint transition systems are defined to model the behaviors of a CCSL specification.
So a visible action represents a ticking decision of a clock. It is denoted as a (clock a ticks), or
¬a (clock a does not tick). Auto-concurrency of a visible action is forbidden since at one time,
ticking decision of a clock is made only once. τ+ and τ are not distinguished as usual. And we
need to add some basic restrictions:
• Each transition is “conflict free”, i.e., if a clock ticks, it can not “does not tick” at the same
time. a ∈ l⇒ ¬a 6∈ l, and vice versa.
• Not every state in S can be marked as a checkpoint. Since we relax the unit of comparison
and operation to checkpoint, a path from a checkpoint to its intermediate post checkpoint
should be conflict free and with no auto-concurrency.
∀ρ = q0, ..., qn, qi li−→ qi+1(0 ≤ i < n),
if clp(q0) = 1, clp(qj) = 0(1 ≤ j < n), clp(qn) = 1,
then a ∈ li ⇒ ¬a 6∈
⋃n−1
0 lk, a 6∈ lj(0 ≤ j < n, j 6= i), so for ¬a
qn (resp. q0) is called an immediate post (resp. pre) checkpoint of q0 (resp. qn). We denote
the set of immediate pre and post checkpoints of s as preclp(s) and poclp(s) respectively.
We extend the transition relation to checkpoint transition relation⇒. (s, µ, s′) ∈⇒ iff ∃s, ..., s′ , s =
q0, s
′
= qn, qi
li−→ qi+1(0 ≤ i < n) and s ∈ preclp(s,), s′ ∈ poclp(s). µ =
⋃n−1
0 li. (s, µ, s
′
) ∈⇒
is also denoted as s µ=⇒ s′ .
Definition 2 Checkpoint Parallel composition
Given two CTSs T1 = {S1,A1,⇒1, I1, C1} and T2 = {S2,A2 ⇒2, I2, C2}, the checkpoint
parallel composition of T1 and T2 is T1||T2 = {S1 × S2,A1 ∪ A2,⇒, I1 × I2}, where
s1
µ1=⇒s′1∈T1,s2 µ2=⇒s′2∈T2, ∀a∈A1∪A2, a∈µ1∧ ¬a6∈µ2
(s1,s2)
µ1∪µ2====⇒(s′1,s′2)
Checkpoint bisimulation checks from checkpoint to checkpoint, requiring the compared sys-
tems have executed the same set of visible actions. Orders of the actions are irrelevant.
Definition 3 Checkpoint Bisimulation
Let T1 = {S1,A,⇒1, I1} and T2 = {S2,A,⇒2, I2} be two CTSs. A checkpoint bisimulation
of T1 and T2 is a binary relation R ⊆ T1 × T2 such that
1. ∀s1 ∈ I1,∃s2 ∈ I2, (s1, s2) ∈ R and ∀s2 ∈ I2,∃s1 ∈ I1, (s2, s1) ∈ R
2. for any (s1, s2) ∈ R it holds that
(a) for all s1
µ1=⇒ s′1, there exists s2 µ2=⇒ s
′
2, where µ1 − {τ} = µ2 − {τ}.
(b) (s
′
1, s
′
2) ∈ R
and vice versa.
T1 and T2 are checkpoint bisimulation equivalent if there exists a checkpoint bisimulation R
between T1 and T2.
Theorem 1 Congruence w.r.t. parallel composition
For CTSs T1, T
′
1, T2, T
′
2, we assume that there exists some checkpoint bisimulation Ri between
Ti and T
′
i , (i ∈ {1, 2}). Then, the relation:
R = {(〈s1, s2〉, 〈s′1, s
′
2〉)|(s1, s
′
1) ∈ R1 ∧ (s2, s
′
2) ∈ R2}
Inria
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is a checkpoint bisimulation for T1||T2 and T ′1||T
′
2. That is to say, T1R1T
′
1 and T2R2T
′
2 implies
(T1||T2)R(T ′1||T
′
2).
Proof: The fulfillment of condition 1) is obvious. For condition 2), by T1R1T
′
1 T2R2T
′
2,
we have A1 = A′1 and A2 = A
′
2. Consider a checkpoint transition s1
µ1=⇒ t1 in T1, we have
(s1, s
′
1) ∈ R1, (t1, t
′
1) ∈ R1, clp(s
′
1) = 1, clp(t
′
1) = 1, and ∃ s
′
1
µ
′
1=⇒ t′1, where µ
′
1−{τ} = µ1−{τ}.
Similarly, for and s2
µ2=⇒ t2 in T2, we have (s2, s′2) ∈ R2, clp(s
′
2) = 1, clp(t
′
1) = 1, (t2, t
′
2) ∈ R2
and ∃ s′2
µ
′
2=⇒ t′2, where µ
′
2−{τ} = µ2−{τ}. By the definition of checkpoint parallel composition,
1) if ∀a ∈ A1∪A2, a ∈ µ1,¬a 6∈ µ2, we have (s1, s2) µ=⇒ (t1, t2) in (T1 ‖ T2), µ = µ1∪µ2. Then
we get ∀a ∈ A′1 ∪ A
′
2, a ∈ µ
′
1,¬a 6∈ µ
′
2. There is a checkpoint transition (s
′
1, s
′
2)
µ
′
=⇒ (t′1, t
′
2) in
(T
′
1 ‖ T
′
2), µ
′
= µ
′
1 ∪ µ
′
2. And µ − {τ} = (µ1 ∪ µ2) − {τ} = (µ
′
1 ∪ µ
′
2) − {τ}= µ
′ − {τ}. 2) or
¬(∀a ∈ A1 ∪A2, a ∈ µ1,¬a 6∈ µ2), then there is no corresponding checkpoint transition between
(s1, s2) and (t1, t2) in (T1 ‖ T2). Similar to case 1), we get ¬(∀a ∈ A′1 ∪ A
′
2, a ∈ µ
′
1,¬a 6∈ µ
′
2).
There is no corresponding checkpoint transition between (s
′
1, s
′
2) and (t
′
1, t
′
2) in (T
′
1 ‖ T
′
2) too.
Starting from (T
′
1 ‖ T
′
2) is dealt similarly. 
To specify the properties of a checkpoint transition system, we define a checkpoint action
linear temporal logic. It is an action based version of the linear temporal logic LTL, with
checkpoint as checking unit.
Definition 4 Checkpoint Action LTL
Given an CTS T = {S,A,→, I, clp}, we consider linear temporal logic action formulas ranging
over A:
φ ::= true | c |¬φ | φ1 ∧ φ2 | Xφ | Fφ | Gφ | φ1Uϕ2
Let pic =< s1, µ1, s2, µ2, · · · > be a path of checkpoint transitions, si is a checkpoint, and µi
is a checkpoint transition from si to si+1. piic stands for the suffix of pic starting from state si.
The path satisfaction is defined as:
1. pic |= true
2. pic |= c iff c ∈ µ1
3. pic |= ¬φ iff pic 6|= φ
4. pic |= φ1 ∧ φ2 iff pic |= φ1 and pic |= φ2
5. pic |= Xφ iff pi2c |= φ
6. pic |= Fφ iff ∃i ≥ 1, piic |= φ
7. pic |= Gφ iff ∀i ≥ 1, piic |= φ
8. pic |= φ1Uφ2 iff ∃i ≥ 1, piic |= φ2
and ∀1 ≤ j ≤ i− 1, pijc |= φ1
Then T |= φ iff for every path of checkpoint transitions starting from an inital state satisfies φ.
4 Correct transformation from CCSL to Promela for verifi-
cation
4.1 Basic idea of the transformation
We transform a CCSL specification into a Promela model to do the formal verification by SPIN.
Clock typed in Promela is defined to model clocks in CCSL. Clocks in a CCSL specification are
declared as variables in type Clock
typedef Clock{ bool must_tick, cannot_tick, act_tick, dead; }
Attribute dead is true when a clock cannot tick anymore. must_tick and cannot_tick express
ticking conditions: Whenmust_tick is true, the clock must tick in the current coincident instant.
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When cannot_tick is true, the clock cannot tick in the coincident instant. If both are true in
one coincident instant, the specification is not consistent. If neither of them are true, then a
non-deterministic choice is made. The definitive choice on whether a clock actually ticks or not
is modeled by act_tick.
Each kind of clock constraint is encoded as a Promela process, we call it an operator process.
In the transformed Promela model of a CCSL specification, the init process creates an instan-
tiation of corresponding operator process for each clock constraint in the specification. Each
instantiation computes ticking conditions of related clocks. Then the init process makes ticking
decision for each clock according to its condition.
Recalling that in Promela, each process defines an asynchronous thread of execution that
interleaves its statement executions in arbitrary ways with other processes. In each step only
one enabled action is performed. Processes can communicate via channels by either buffered
message exchanges or rendezvous operations, and also through shared global variables. While
the execution of a CCSL specification is based on simultaneous clock tickings in a coincident
instant. To implement the simultaneity and avoid interleaving executions of simultaneous tickings
belong to different coincident instants, we use rendezvous communications to control the slicing
of coincident instants.
A coincident instant is implemented as three phases, start → firing → end. In the start
phase, each operator process instantiation computes the ticking conditions of related clocks
according to its state. Then in the firing phase, the init process makes the actual tickings
according to the ticking conditions. Clocks are declared as global variables. So each ticking
decision is a global one with respect to all the clock constraints. After that, the end phase
comes. Each operator process instantiation updates its state according to the tickings made in
the firing phase. All the attributes of clocks are reset before the execution of next coincident
instant. The tickings between one cycle of start→ end are regarded as simultaneous tickings in
that coincident instant.
Synchronous-based constraint, e.g., subClock, union, cannot decide the ticking conditions in
the start phase without knowing the ticking decisions of related clocks in the firing phase. E.g.,
without knowing ticking decision of the super clock b, a subClock b may make a.cannot_tick =
false and b.cannot_tick = false in a start phase of a coincident instant. While another con-
straint b alternatesWith c may decide b.cannot_tick = true in the start phase of the same coin-
cident instant. Then in the firing phase, a.cannot_tick == false and b.cannot_tick == true,
the init process may make clock a tick and b not tick. But clock a should not tick since its
super clock b does not tick in that coincident instant. To avoid this kind of problem and ensure
the global feature of ticking decisions, we need some additional rules for synchronous based con-
straints. These operator processes do not decide ticking conditions right after entering a start
phase. They update ticking conditions according to ticking decisions made in the firing phase of
the same coincident instant. We force the init process to make the ticking decisions following a
specific order of clocks in a firing phase. The ticking decision of a former clock is informed to
related operator process instantiations to make them update affected ticking conditions. Then
the init process makes the ticking decisions of latter clocks based on the updated ticking condi-
tions. For detail implementation, please check the operator process for subInstant bellow. The
rules for ordering clocks are shown in Table 1.
A transformed Promela model consists three parts, declaration part, operator process part
and the init process part.
In the declaration part, clocks are declared as global variables following the order. Rendezvous
ports for slicing coincident instants are also declared. For the DF example, we get an order of
the clocks as ready<outPixel<outPack<inWord<endOfLine<outm2<twoWord<outm1. So the
declaration part of its transformed Promela model is:
Inria
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Table 1: Clock ordering rules
Case Order Applied Constraints
a Cstr b b < a subClock, strictPrecedence
a Cstr b b < a or a< b alternatesWith, exclusion
b = a Cstr k a < b filteredBy, await, asFrom
c = a Cstr b last(a,b) < c union, intersec, preemption, concat,
strictSampling, sup, inf, delayFor
#define NB_CLOCKS 8 ;
#define NB_CSTR 9 ;
#define ready 0
#define outPixe l 1
#define outPack 2
#define inWord 3
#define endOfLine 4
#define outm2 5
#define twoWord 6
#define outm1 7
typedef Clock{bool must_tick , cannot_tick , act_tick , dead } ;
Clock c l k s [NB_CLOCKS] ;
chan s t a r t = [ 0 ] of{bool } ; chan end = [ 0 ] of{bool } ;
chan s u b f i r =[0 ] of{byte } ; chan suben =[0] of{bool } ;
chan go t o s f =[0 ] of{bool } ; byte subno , sub ; bool i n s t ;
In the operator process part, each kind of clock constraint used in the CCSL specification is
encoded as an operator process. For the DF example, they are alternatesWith, strictPrecedence
and filteredBy. During execution of an operator process, states are maintained for computing
ticking conditions. And ticking conditions are computed in a strictly monotonic way. must_tick
and cannot_tick of related clocks are set to true according to the current state, but they will
not be set back to false later. No backtracking guarantees the constructiveness and convergence
of the model. For the detailed implementation for each kind of constraint, please check next
subsection.
The last part of a transformed Promela model is the init process. It creates instantiates of
operator processes and makes the actual tickings. Ticking decisions are global ones, with respect
to the limitations made by all the operator process instantiations. Variable inst is used to mark
the start and end of each coincident instant for property checking (see the property patterns in
next subsection). E.g., the init process for the DF example is:
in i t {
i n s t=true ;
run a l te rnatesWith ( ready , inWord ) ;
run f i l t e r e dBy ( outPack , outPixe l ,w1) ;
run s t r i c tP r e c ed enc e ( inWord , outPack , 2 ) ;
run f i l t e r e dBy ( endOfLine , outPixe l ,w2) ;
run f i l t e r e dBy (twoWord , inWord ,w3) ;
run f i l t e r e dBy (outm1 , outPixe l ,w4) ;
run f i l t e r e dBy (outm2 , outPixe l ,w5) ;
run s t r i c tP r e c ed enc e (twoWord , outm2 , 2 ) ;
run s t r i c tP r e c ed enc e (outm1 , twoWord , 2 ) ;
int i ;
loop : i =0; i n s t=fa l se ;do
: : i<NB_CLOCKS−>c l k s [ i ] . must_tick = fa l se ; c l k s [ i ] . cannot_tick = fa l se ; c l k s [ i ] .
act_tick=fa l se ; i++
: : else −> break
od ;
i =0; sub=0;
do
: : i< NB_CSTR −> s t a r t ! true ; i++
: : else −> break
od ;
i =0;do
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: : i<subno−>suben ! true ; i++
: : else−>break
od ;
byte k , nsubno ;
i =0; do
: : i<NB_CLOCKS−>
i f
: : ! c l k s [ i ] . dead−>
i f
: : ( c l k s [ i ] . must_tick&&c l k s [ i ] . cannot_tick )−>assert ( fa l se )
: : ( c l k s [ i ] . must_tick&&! c l k s [ i ] . cannot_tick )−>c l k s [ i ] . act_t ick=true
: : ( ! c l k s [ i ] . must_tick&&c l k s [ i ] . cannot_tick )−>c l k s [ i ] . act_t ick=fa l se
: : ( ! c l k s [ i ] . must_tick&&! c l k s [ i ] . cannot_tick )−>c l k s [ i ] . act_t ick=true
: : ( ! c l k s [ i ] . must_tick&&! c l k s [ i ] . cannot_tick )−>c l k s [ i ] . act_t ick=fa l se
f i
: : else−>c l k s [ i ] . act_tick=fa l se
f i ;
k=0; nsubno=subno−sub ;do
: : k<nsubno−>sub f i r ! i ; k++
: : else−>break
od ;
k=0;do
: : k<subno−sub−>goto s f ! true ; k++
: : else−>break
od ; i++;
: : else−>break
od ;
i=NB_CSTR−1;do
: : i>=0 −> end ! true ; i−−
: : else −> break
od ;
i n s t=true ; goto loop
}
Then to do the verification by SPIN, correctness properties of a transformed Promela model
are specified as linear temporal logic requirements (LTL). And the properties should be checked
from coincident instant to coincident instant. As shown in last subsection, special variable inst
is assigned to true to indicate that the next state is where properties should be checked. So we
define the patterns for expressing correctness properties as ϕ:
ϕ ::= true|inst ∧ ψ|Xϕ|Fϕ|Gϕ|ϕ1Uϕ2
ψ ::= c.act_tick|¬ψ|ψ1 ∧ ψ2
It can be regarded as a subset of LTL. There is no violation of the semantics of used operators.
Expressing properties this way does not affect the verification algorithms used in SPIN. And it
guarantees that properties are checked by the unit of coincident instant. For example, in the
DF example, we expect that once the filter takes in one input, it must produce outputs. This is
expressed as p→ Fq, where
p = clks[inWord].act_tick ∧ inst,
q = clks[outP ixel].act_tick ∧ inst,
4.2 Transformation correctness
According to the semantics of CCSL, each clock constraint can be modeled as a CTS T =
{S,A,→, I}. Visible action set of A = {a,¬a| a is a clock involved in the constraint}. A
transition represents a valid ticking configuration of the clock constraint. Every state is marked
as a checkpoint. A CCSL specification is a conjunction of its clock constraints. A run of it is a
sequence of coincident instants. Each coincident instant has several valid configurations. In each
valid configuration, a set of clocks tick simultaneously without violating any clock constraint. For
a conjunction of two clock constraints, if a valid configuration of one clock constraint is not conflict
with a valid configuration of the other clock constraint, then the union of the two configurations
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is a valid configuration of the conjunction. So the conjunction of CCSL constraints corresponds
to the checkpoint parallel composition defined above. The CTS of a CCSL specification is the
checkpoint parallel result of CTSs of its clock constraints.
SPIN manual [3] gives an operational semantics of Promela. Every Promela process defines
a finite state automata (S, s0, L, T, F ). The set of states S corresponds to the possible points
of control location. Transition relation T defines the flow of control. The transition label set
L links each transition with a specific basic statement that defines the executability and the
effect of that transition. The set of final states F is defined with the help of Promela end-state,
accept-state and progress-state labels. A global system state is a tuple (gvars, procs, chans,
exclusive, handshake, timeout, else, stutter), gvars is a finite set of global variables, procs
is a finite set of processes, chans is a finite set of message channels, exclusion is an integer
to enforce atomic and d_step sequences, handshake is an integer to enforce the rendezvous
operations, timeout and else enforce the semantics of the matching Promela statements, and
stutter enforces the stutter extension rule. The Promela semantics engine executes step by step,
selecting one executable statement and applying the effect to the global system state. A state
transition between two system states is labeled by the selected basic statement. We can get the
CTS of a Promela model during the execution. If a basic statement can be executed, a transition
labeled by the statement is added. During the construction of CTSs, we observe that a CTS of
a Promela model PS, which is transformed from a CCSL specification S = C1 ∧ C2 · · · ∧ C2, is
a checkpoint parallel result of the CTSs of Promela models for constraints in S: CTS_PS =
CTS_PC1||CTS_PC2 · · · ||CTS_PCn, where CTS_PCi is the CTS of Promela model for
constraint Ci.
Since checkpoint bisimulation is a congruence for checkpoint parallel composition. To prove
the transformation is checkpoint bisimulation preserving, we just need to prove that the trans-
formation for each kind of CCSL constraint preserves checkpoint bisimulation. Clock constraints
can be classified in three categories: 1)synchronous-based constraints, 2)asynchronous-based con-
straints and 3)mixed constraints. We present the transformation for and its correctness for each
kind of constraint bellow.
1. Synchronous-based clock constraints
Synchronous-based clock constraints are inspired from synchronous languages and define
infinitely many coincidence instant relations.
• subClock: a clock relation, a subClock b means that each instant in clock a is coin-
cident with one instant in b:
(∀k ∈ N?)(∃j ∈ N?)(a[k] ≡ b[j])
And there is a special case tightsubClock, the sub clock ticks coincidentally with its
super clock at every instant. A constraint is not violated if no clock ticks, so there
is a self-loop checkpoint transition labeled as {¬a|a ∈ A} for each state, as Figure 1
shows.
There is no limitation on clock b. And clock a can tick only if b ticks. The ticking
result of one instant does not affect that of the next instant. As Figure ?? shows, the
transitions are all self-transitions. The ticking condition of clock b is not limited by
subClock and the ticking condition of clock a can not be fixed without knowing the
ticking result of clock b in the same step. So the Promela process for subClock does no
computation in the start phase of an isntant. As discussed above, rendezvous ports
subfireable and gotosf are added between the init process and the instantiation of
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Figure 1: CTS of a subclock b
process subClock to ensure the global decision feature. In firing phase, the init process
makes the ticking decision of each clock follow the order. For each clock, its decision is
broadcast to “open” each subClock instantiation. It checks if the clock is related: 1) if
match, decides the ticking condition of the other clock, and closes itself in that instant
(sub++,the rest clocks will not send it ticking decisions since subno-sub rendezvous
ports will be executed for next clock) and go to wait for the execution of the end phase
(started by rendezvous port end). 2) if not match, it is blocked until the rendezvous
port gotosf executes. Execution of gotosf will make the operator process go back to
the subfireable?index to wait for the broadcast of next clock. If not match, it does
not go back to the subfireable?index directly. Because in that case, it can be called
again by the same clock(due to the do loop of calling subfireable), one operator may
be called twice while the one really needs it may not be called. The ticking decision
of later clocks is made according to its updated ticking conditions. And at the end
of the firing phase, all the synchronous-based clocks are “closed” and waiting for the
execution of end, since all clocks are traversed.
proctype subc lock ( int cLeft , cRight ; bool i s t i g h t ) {
byte index ;
do
: : enable ?true ;
atomic{ subenable ?true ;
i f
: : i s t i g h t−>
i f
: : c l o ck s [ cLe f t ] . cannot_tick=true−>c l o ck s [ cRight ] . cannot_tick=true
: : else−>skip
f i
: : else−>skip
f i ; }
loopsub : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight−>sub++;
i f
: : c l o ck s [ cRight ] . act_tick==true−>
i f
: : i s t i g h t−>c l o ck s [ cLe f t ] . must_tick=true
: : else−>skip
f i
: : else−>c l o ck s [ cLe f t ] . cannot_tick=true
f i
: : g o t o s f ?true−>goto loopsub
f i ; }
f i r e a b l e ?true ;
od
}
During the execution of the Promela model, an instantiation of the subClock is created
by the init process. And the init process makes ticking decisions of clock a and
clock b according to their ticking conditions made by the instantiation. We can
get the CTS for the transformation for subClock, as Figure 2. (The blue transition
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can not be enabled in tight case). For simplicity clocks[c].act_tick = true (resp.
clocks[c].act_tick) which means clock c ticks (resp. does not tick) is denoted as c
(resp. ¬c). We are only interested in clock tickings, so we replace other labels with τ
(event hiding) and do not show them explicitly in the figure for simplicity. A sequence
s( τ−→)∗p a−→ q( τ−→)∗s′ is shown as s a−→ s′ . . States after inst = true are marked as
checkpoints (colored in grey).
Figure 2: CTS_P (a subClock b)
• exclusion, says that none of the instants of the two clocks are coincident.
((∀j ∈ N∗, a[j] ∈ Ia)(∀k ∈ N∗, b[k] ∈ Ib)(¬a[j] ≡ b[k]))
Figure 3: CTS of a exclusion b
proctype ex c l u s i on ( int cLeft , cRight ) {
byte index ;
do
: : enable ?true ; subenable ?true ;
i r r x e : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight | | index==cLeft−>sub++;
i f
: : c l o ck s [ cRight ] . act_tick−>c l o ck s [ cLe f t ] . cannot_tick=true
: : c l o ck s [ cLe f t ] . act_tick−>c l o ck s [ cRight ] . cannot_tick=true
: : else−>skip ;
f i ;
: : g o t o s f ?true−>goto i r r x e
f i ; }
f i r e a b l e ?true ;
od
}
As Table 1 shows, for a exclusion b, the clock order could either be b<a or a<b.
In the declaration part of the transformed Promela model, either one of them may
be chosen. Since the checkpoint bisimulation only requires the set of visible actions,
ignoring their order. So no matter which order is chosen, the transformation still
preserves the checkpoint bisimulation. We show the CTS for order a<b in Figure 4.
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It is easy to see that the two CTSs, Figure ?? for CCSL constraint and Figure 4 for
transformed Promela model, are checkpoint bisimilar.
Figure 4: CTS_P (a exclusion b)
• union, a clock expression creates a new clock c which ticks whenever a or b ticks.
c = a union b is defined as
(∀k ∈ N?)(∃j ∈ N?)(c[k] ≡ a[j]) ∨ (c[k] ≡ b[j])
Figure 5: CTS of c = a union b
proctype union ( int cLeft , cRight , new) {
byte index , count1 , count2 ;
do
: : enable ?true ;
atomic{ subenable ?true ;
i f
: : c l o ck s [ new ] . cannot_tick−>c l o ck s [ cRight ] . cannot_tick=true ; c l o ck s [ cLe f t ] .
cannot_tick=true
: : else−>skip
f i ; }
i r r u : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight | | index==cLeft−>count1++;
i f
: : c l o ck s [ cLe f t ] . act_tick | | c l o ck s [ cRight ] . act_tick−>count2++
: : else−>skip
f i ;
i f
: : count1<2−>goto s f ?true−>goto i r r u
: : count1==2−>sub++;
i f
: : count2==0−>c l o ck s [ new ] . cannot_tick=true
: : else−>c l o ck s [ new ] . must_tick=true
f i
f i ;
: : g o t o s f ?true−>goto i r r u
f i ; }
f i r e a b l e ?true ;
od
}
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From Figure 6 and Figure 5, we can see that our transformation for union preserves
checkpoint bisimulation.
Figure 6: CTS_P (a union b)
• intersection, c = a∧ b defines a new clock c which ticks whenever both a and b tick,
as Figure 7 shows.
(c subClock a)
∧
(c subClock b)
∧
((∀i ∈ Ia)(∀j ∈ Ib)(∃k ∈ Ic)(i ≡ j)⇒ (i ≡ k))
Figure 7: CTS of c = a intersection b
proctype i n t e r s e c t i o n ( int cLeft , cRight , new) {
byte index , count1 , count2 ;
do
: : atomic{ enable ?true ; count1=0; count2=0;}
subenable ?true ;
i r r i : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight | | index==cLeft−>count1++;
i f
: : index==cLe f t&&c l o ck s [ cLe f t ] . act_tick−>count2++
: : index==cRight&&c l o ck s [ cRight ] . act_tick−>count2++
: : else−>skip ;
f i ;
i f
: : count1<2−>goto s f ?true−>goto i r r i
: : count1==2−>sub++;
i f
: : count2==2−>c l o ck s [ new ] . must_tick=true
: : else−>skip
f i
f i ;
: : g o t o s f ?true−>goto i r r i
f i ;
}
f i r e a b l e ?true ;
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od
}
Only when both clock a and clock b tick in a coincident instant, clock c is forced to
tick in the same instant, otherwise clock c cannot tick in that instant. CTS_P (C =
a intersection b), is checkpoint bisimilar with CTS of c = a union b in Figure 7, is
shown in Figure 8.
Figure 8: CTS_P (a intersection b)
• filteredBy, a clock expression, c = a H w defines a new clock c. w ↑ k denotes the
index of the kth ‘1’ in Binary word w. Each instant of c is coincident with one instant
of a (the mth instant of a), if the corresponding (mth) bit of w is ‘1’.
(∀k ∈ N∗)(c[k] ≡ a[w ↑ k])
When the bit of binary word is ’1’: If the right clock ticks in that coincident instant,
Figure 9: CTS of c = a filteredBy w
the new defined clock must tick. Otherwise, the new defined clock cannot tick. An
instantiation of subInstant whose parameter istight is true should be called.
typedef Binaryword{bool b [ 1 0 ] ; byte p e r i s t a r t , per iend , len ; }
proctype f i l t e r e dBy ( int cL , cR ; Binaryword w) {
bool s t a t e=w. b [ 0 ] ; bool endf=fa l se ;
do
: : atomic{ s t a t e ?true ;
i f
: : ( s t a t e&&!endf )−> run subInstant ( cL , cR , true ) ; subno++
: : ( ! s t a t e&&!endf )−>c l o ck s [ cL ] . cannot_tick=true
: : endf−>skip
f i ; }
atomic{end?true ;
i f
: : ! endf−>
i f
: : c l o ck s [ cR ] . act_tick−>atomic{ id2++;
i f
: : w. p e r i s t a r t==−1 −>
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i f
: : id<w. n−>
i f
: : w. b [ id2 ]==0 −>sta t e=fa l se
: : w. b [ id2 ]==1 −>sta t e=true
f i
: : else−>endf=true
f i
: : else−>
i f
: : id2<=w. periend−>skip
: : else−>id2=(( id−w. p e r i s t a r t )%(w. per iend−w. p e r i s t a r t +1) )+w.
p e r i s t a r t
f i ;
i f
: : w. b [ id2]==0−>sta t e=fa l se
: : w. b [ id2]==1−>sta t e=true
f i
f i }
: : else−>skip
f i
: : else−>skip
f i }
od
} proctype subInstant ( int cL , cR ; bool i s t i g h t ) {
byte index ;
atomic{ subenable ?true ;
i f
: : i s t i g h t−>
i f
: : c l o ck s [ cL ] . cannot_tick−>c l o ck s [ cR ] . cannot_tick=true
: : else−>skip
f i
: : else−>skip
f i ; }
l i n s : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cR−>subno−−;
i f
: : c l o ck s [ cR ] . act_tick−>
i f
: : i s t i g h t−>c l o ck s [ cL ] . must_tick=true
: : else−>skip
f i
: : else−>c l o ck s [ cL ] . cannot_tick=true
f i
: : g o t o s f ?true−>goto l i n s
f i ; }
od}
For filteredBy, bit value of the binary word also affects the behaviors. Statements
for getting the bit value from the binary word are not replaced by τ , as Figure 10
shows.
Figure 10: CTS_P (c = a filteredBy w)
• sup, c = a sup b defines a clock c that is slower than both a and b. The kth tick of c
is coincident with the later of the kth tick of a and b.
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(∀k ∈ N∗, a[k] ∈ Ia, b[k] ∈ Ib, c[k] ∈ Ic)
{
c[k] = a[k], if b[k]  a[k]
c[k] = b[k], if b[k]  a[k] (1)
If both clock a and b have ticked the same times (diff==0), then 1) clocks a, b
Figure 11: CTS of c = a sup b
and c tick coincidentally in next instant. 2) clock a(or b) ticks ahead, diff > 0(or
diff < 0) is the successor. When diff > 0: Clock a is faster than b, then 1) clock
a can still tick ahead. 2) clock c ticks coincidentally with b. 3) all of clocks a, b and
c tick in the next step(the mth instant for b and c, nth for a, and n > m). If the
difference of the indexes a-b is 0, state diff == 0 is the successor. State diff < 0:
the opposite of diff > 0, clock b is faster than a. Clock c ticks coincidentally with
the slower one or the faster clock tick alone in next coincident instant.
proctype sup ( int cLeft , cRight , new) {
byte d i f f , count1 , count2 , index ;
do
: : atomic{ enable ?true ; count1=0; count2=0;
i f
: : d i f f >0−>run subInstant (new , cRight , true ) ; subno++
: : d i f f <0−>run subInstant (new , cLeft , true ) ; subno++
: : d i f f==0−>subno++;subenable ?true ;
i r r 2 : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight | | index==cLeft−>count1++;
i f
: : index==cLe f t&&c l o ck s [ cLe f t ] . act_tick−>count2++
: : index==cRight&&c l o ck s [ cRight ] . act_tick−>count2++
: : else−>skip ;
f i ;
i f
: : count1<2−>goto s f ?true−>goto i r r 2
: : count1==2−>sub++;
i f
: : count2==2−>c l o ck s [ new ] . must_tick=true
: : else−>c l o ck s [ new ] . cannot_tick=true
f i
f i
: : g o t o s f ?true−>goto i r r 2
f i }
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : d i f f==0−>subno−−
: : else−>skip
f i ;
i f
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: : c l o ck s [ cLe f t ] . act_tick&&!c l o ck s [ cRight ] . act_tick−>d i f f++
: : c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>skip
: : ! c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>d i f f−−
: : ! c l o ck s [ cLe f t ] . act_tick&&!c l o ck s [ cRight ] . act_tick−>skip
f i }
od
}
When current state is diff > 0, if clock a ticks while clock b does not tick in one
coincident instant, their difference increases (diff++). State remains in diff > 0.
So for simplicity, we do not show this kind of transition in the graph, see Figure 12.
We only show diff related transitions which will change the state and denote them as
diff == 0, diff < 0 and diff > 0.
Figure 12: CTS_P (c = a sup b)
• inf. This expression is the dual of sup. The kth tick is coincident with the earlier of
the kth tick of a and b.
(∀k ∈ N∗, a[k] ∈ Ia, b[k] ∈ Ib, c[k] ∈ Ic)
{
c[k] = b[k], if b[k]  a[k]
c[k] = a[k], if b[k]  a[k] (2)
Figure 13: CTS of c = a inf b
proctype i n f ( int cLeft , cRight , new) {
byte d i f f , count1 , count2 , index ;
do
: : atomic{ enable ?true ; count1=0; count2=0;
i f
: : d i f f >0−>run subInstant (new , cLeft , true ) ; subno++
: : d i f f <0−>run subInstant (new , cRight , true ) ; subno++
: : d i f f==0−>subno++;
i r r i 2 : atomic{ s ub f i r e a b l e ? index ;
i f
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: : index==cRight | | index==cLeft−>count1++;
i f
: : index==cLe f t&&c l o ck s [ cLe f t ] . act_tick−>count2++
: : index==cRight&&c l o ck s [ cRight ] . act_tick−>count2++
: : else−>skip ;
f i ;
i f
: : count1<2−>goto s f ?true−>goto i r r i 2
: : count1==2−>sub++;
i f
: : count2==0−>c l o ck s [ new ] . cannot_tick=true
: : else−>c l o ck s [ new ] . must_tick=true
f i
f i
: : g o t o s f ?true−>goto i r r i 2
f i }
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : d i f f==0−>subno−−
: : else−>skip
f i ;
i f
: : ( c l o ck s [ cLe f t ] . act_t ick&&c l o ck s [ cRight ] . act_t ick )−>skip
: : ( c l o ck s [ cLe f t ] . act_t ick&&!c l o ck s [ cRight ] . act_tick )−>d i f f++
: : ( ! c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick )−>d i f f−−
: : ( ! c l o ck s [ cLe f t ] . act_tick&&!c l o ck s [ cRight ] . act_tick )−>skip
f i }
od
}
Figure 14: CTS_P (c = a inf b)
• asFrom, c = a asFrom n defines a clock c that is a tight sub-clock of clock a starting
after index n.
Figure 15: CTS of c = a asFrom n
proctype asFrom( int cLeft , cRight , n) {
bool s t a t e ;
int count ;
do
: : atomic{ enable ?true ;
i f
: : s ta te−>run subInstant ( cLeft , cRight , true ) ; subno++
: : ! s ta te−>c l o ck s [ cLe f t ] . cannot_tick=true ;
f i ; }
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atomic{ f i r e a b l e ?true ;
i f
: : ! s ta te−>
i f
: : c l o ck s [ cRight ] . act_tick−>count++;
: : else−>skip ;
f i ;
i f
: : count==n−1−>sta t e=true
: : else−>skip
f i
: : else−>skip
f i }
od
}
Figure 16: CTS_P (c = a asFrom n)
• preemption,defines a clock c which behaves like a while b does not tick. When b
ticks, clock c dies.
((∀k ∈ N∗, a[k] ∈ Ia)(a[k] ≺ b[k])⇒ (c[k] ≡ a[k]))∧ csubClocka
Figure 17: CTS of c = a preemption b
proctype preemption ( int cLeft , cRight , new) {
bool end , f l a g ;
byte index ;
do
: : atomic{ enable ?true ;
i f
: : ! end−>run subInstant (new , cLeft , true ) ; subno++
: : else−>subenable ?true ;
i r r p : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight−>sub++;
i f
: : c l o ck s [ cRight ] . act_tick−>c l o ck s [ new ] . dead=true ; end=true ; f l a g=true
: : else−>skip
f i
: : g o t o s f ?true−>goto i r r p ;
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f i ; }
f i ; }
atomic ( f i r e a b l e ?true ;
i f
: : f l a g−>subno−−; f l a g=fa l se
: : else−>skip
f i }
od
}
Figure 18: CTS_P (c = a preemption b)
• await, c = a await n defines a clock c. It ticks in coincidence with the next nth
strictly future tick of a, and then dies.
((∃a[n] ∈ Ia)(c[1] ≡ a[n]))∧ |Ic| = 1
Figure 19: CTS of c = a await n
proctype await ( int cLeft , cRight , n) {
bool s t a t e ;
int count ;
i f
: : n==1−>sta t e=true ;
: : else−>sta t e=fa l se ;
f i ;
do
: : atomic{ enable ?true ;
i f
: : s ta te−>run subInstant ( cLeft , cRight , true ) ; subno++
: : ! s ta te−>c l o ck s [ cLe f t ] . cannot_tick=true ;
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : s ta te−>
i f
: : c l o ck s [ cLe f t ] . act_tick−>sta t e=fa l se ; c l o ck s [ cLe f t ] . dead=true ;
: : else−>skip
f i
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: : ! s ta te−>
i f
: : c l o ck s [ cRight ] . act_tick−>count++;
: : else−>skip
f i ;
i f
: : count==n−1−>sta t e=true
: : else−>skip
f i
f i }
od
}
Figure 20: CTS_P (c = a await n)
• concat,c = a ∗ b defines a new clock c behaves like a up to the death of a. When a
dies, the expression behaves like b.
let l=|Ia|,(∀k ∈ N∗, c[k] ∈ Ic)
((k <= l)
∧
(c[k] ≡ a[k]))∨
((k > l)
∧
(∃m ∈ N∗, b[m]  a[l] ≺ b[m+ 1])∧(b[k +m− l] ∈ Ib)∧(c[k] ≡ b[m+ k − l]))
Figure 21: CTS of c = a concat b
proctype concat ( int cLeft , cRight , new) {
byte index , count ; bool s tate , f l a g ;
do
: : atomic{ enable ?true ; count=0;
i f
: : s ta te−>subInstant (new , cRight , true ) ; subno++
: : else−>subenable ?true ;
loopcon : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cLe f t | | index==cRight−>count++;
i f
: : count<2−>goto s f ?true−>goto loopcon ;
: : count==2−>sub++;
i f
: : ! c l o ck s [ cLe f t ] . dead−>
i f
: : c l o ck s [ cLe f t ] . act_tick−>c l o ck s [ new ] . must_tick=true
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: : else−>c l o ck s [ new ] . cannot_tick=true
f i
: : else−>sta t e=true ; f l a g=true
i f
: : c l o ck s [ cRight ] . act_tick−>c l o ck s [ new ] . must_tick=true
: : else−>c l o ck s [ new ] . cannot_tick=true
f i
f i
f i
: : g o t o s f ?true−> goto loopcon
f i }
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : f l a g−>subno−−; f l a g=fa l se
: : else−>skip
f i }
od
}
Figure 22: CTS_P (c = a concat b)
Asynchronous-based clock constraints
Asynchronous-based clock constraints define infinitely many precedence instant relations.
They characterize the asynchronous features.
• strictPrecedence, a precedence-based relation, says that the left clock is strictly
faster than the right one:
(∀k ∈ N∗)(a[k] ≺ b[k])
For model checking, we bound the number of precedence operator with an integer
k. I.e., a strictPrecedencek b means clock a is faster than b by k indexes. When
the bound is reached, the left clock can not tick if the right one does not tick. There
are three valid configurations for next instant: 1) none of them ticks, 2)both of them
tick, 3) right clock ticks while left does not. It is like that the left clock is a sub
clock of the right one only in that coincident instant. And for the sake of global
decision feature, the nondeterministic choice can not be made by strictPrecedence.
So subInstant is called when the bound is reached. That is why we define the order
of clocks in strictPrecedence as right < left. Rendezvous ports suben, subfir and
gotosf are used to notify the ticking decision of the right clock. Related subInstant
instantiations are forced to update ticking conditions of their left clocks.
proctype s t r i c tP r e c ed enc e ( int cL , cR , k ) {
bool s1 , s2 , s3 ; s3=true ; byte l =0;
do
: : atomic{ s t a r t ?true ;
i f
: : s1−>skip
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Figure 23: CTS of a strictPredencek b
: : s2−>run subInstant ( cL , cR , fa l se ) ; subno++
: : s3−>c l k s [ cR ] . cannot_tick=true
f i ; }
atomic{end?true ;
i f
: : c l k s [ cL ] . act_tick&&! c l k s [ cR ] . act_tick−>l++
: : ! c l k s [ cL ] . act_tick&&c l k s [ cR ] . act_tick−>l−−
f i ;
i f
: : s1−>
i f
: : l==0 −>
i f
: : ! c l k s [ cL ] . act_tick&&c l k s [ cR ] . act_tick−>s3=true ; s1=fa l se ; s2=fa l se
: : else−>skip
f i
: : l==k −>
i f
: : c l k s [ cL ] . act_tick&&! c l k s [ cR ] . act_tick−>s2=true ; s1=fa l se ; s3=fa l se
: : else−>skip
f i
: : else−>skip
f i
: : s2−>
i f
: : ! c l k s [ cL ] . act_tick&&c l k s [ cR ] . act_tick−>s1=true ; s2=fa l se ; s3=fa l se
: : else−>skip
f i
: : s3−>
i f
: : c l k s [ cL ] . act_tick&&! c l k s [ cR ] . act_tick−>s1=true ; s2=fa l se ; s3=fa l se
: : else−>skip
f i
f i }
od}
When the bound is reached, the left clock can not tick if the right one does not tick.
There are three valid configurations for next instant: 1) none of them ticks, 2)both
of them tick, 3) right clock ticks while left does not. It is like that the left clock is a
sub clock of the right one only in that coincident instant. And for the sake of global
decision feature, the nondeterministic choice can not be made by strictPrecedence.
So subInstant is called when the bound is reached. That is why we define the order
of clocks in strictPrecedence as right < left.
Figure 24: CTS_P (a strictPrecedencek b)
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Figure 25: CTS of a alternatesWith b
• alternatesWith is a kind of mutual precedence.
(∀k ∈ N?) ((a[k] ≺ b[k]) ∧ (b[k] ≺ a[k + 1]))
proctype a l te rnatesWith ( int cL , cR) {
bool s t a t e=true ;
do
: : atomic{ s t a r t ?true ;
i f
: : s ta te−>c l k s [ cR ] . cannot_tick=true
: : ! s ta te−>c l k s [ cL ] . cannot_tick=true
f i ; }
atomic{end?true ;
i f
: : s ta te−>
i f
: : c l k s [ cL ] . act_tick−>s ta t e=fa l se
: : else−>skip
f i
: : ! s ta te−>
i f
: : c l k s [ cR ] . act_tick−>s ta t e=true
: : else−> skip
f i
f i }
od}
Figure 26: CTS_P (a alternatesWith b)
synchronization. Unlike the alternation, it does not impose a strict ordering on
instants of a and b. Instead, the kth instants of a and b are not ordered, but they
both precede the (k + 1)th instants of a and b.
(∀k ∈ N∗, a[k] ∈ Ia, b[k] ∈ Ib, a[k + 1] ∈ Ia, b[k + 1] ∈ Ib)((a[k] ≺ b[k + 1])
∧
(b[k] ≺ a[k + 1]))
proctype Synchron izat ion ( int cLeft , cRight ) {
byte d i f f , count ;
do
: : atomic{ enable ?true ;
i f
: : d i f f==1−>c l o ck s [ cLe f t ] . cannot_tick=true ;
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Figure 27: CTS of a synchronization b
: : d i f f==−1−>c l o ck s [ cRight ] . cannot_tick=true ;
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : ( c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick )−>skip
: : ( c l o ck s [ cLe f t ] . act_tick&&!c l o ck s [ cRight ] . act_tick )−>d i f f++
: : ( ! c l o ck s [ cLe f t ] . act_t ick&&c l o ck s [ cRight ] . act_t ick )−>d i f f−−
: : ( ! c l o ck s [ cLe f t ] . act_t ick&&!c l o ck s [ cRight ] . act_tick )−>skip
f i }
od
}
Figure 28: CTS_P (a synchronization b)
2. Mixed constraints
Mixed constraints combine coincidences and precedences. They are used to synchronize
clock domains in globally asynchronous and locally synchronous models.
• strictSampling: c = a↘ b, a clock expression, defines a new clock c which is a sub
clock of b that ticks only after a tick of clock a.
(∀k ∈ N?)(∃i, j ∈ N?)
(c[k] ≡ b[i]) ∧ (a[j] ≺ b[i]) ∧ (b[i− 1]  a[j])
proctype s t r i c tSamp l ing ( int cLeft , cRight , new) {
bool s tate1 , s tate2 , s t a t e3 ;
s t a t e1=true ;
do
: : atomic{ enable ?true ;
i f
: : s tate1−>c l o ck s [ new ] . cannot_tick=true ;
: : s tate2−>c l o ck s [ new ] . cannot_tick=true ;
: : s tate3−>run subInstant (new , cRight , true ) ; subno++
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : s tate1−>
i f
: : c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>sta t e3=true ;
s t a t e1=fa l se ; s t a t e2=fa l se
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Figure 29: CTS of c = a strictSampling b
: : ! c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>sta t e2=true ;
s t a t e1=fa l se ; s t a t e3=fa l se
: : else−>skip
f i
: : s tate2−>
i f
: : c l o ck s [ cLe f t ] . act_tick−>sta t e3=true ; s t a t e1=fa l se ; s t a t e2=fa l se
: : else−>skip
f i
: : s tate3−>
i f
: : ! c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick&&c l o ck s [ new ] .
act_tick−>sta t e2=true ; s t a t e1=fa l se ; s t a t e3=fa l se
: : else−>skip
f i
f i }
od
}
Figure 30: CTS_P (a strictSampling b)
3. delayFor, defines a clock c = a delayedFor ns on b. Clock a is a trigger, b is a base
clock. At each tick of a the head of ns is dequeued and encoded in a binary word associated
with the operator. This binary word is a kind of diary that contains the future rendezvous
with b ticks.
(c subClock b)
∧
((∀i ∈ N∗, a[i] ∈ Ia)(∃ni ∈ N∗),
(∃j ∈ N∗, j ≥ ni, b[j], b[j − ni] ∈ Ib, b[j − ni]  a[i] ≺ b[j − ni + 1]),
(∃k ∈ N∗, c[k] ≡ b[j]))
The encoding of delayfor is a generalization of the encoding for strictSampling. When
the trigger a ticks, an instantiation of subdelayInstant is created. Process subdelayInstant
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is similar to subInstant, except that it counts the tickings of the base clock b and makes
the c tick coincidentally with the nsth tick of b. And it does not decide the c.cannot_tick
to true when the ns is not reached. Because clock c may be made tick in that coincident
instant together with the nsth ticking of b after different ticking of the trigger a. The
subfireable?index matched by clock c is used to force c not to tick in that instant if none
instantiations of subdelayInstant restrict c must tick coincidentally with b in that instant.
proctype de l ay f o r ( int cLeft , cRight , new , n) {
bool s tate1 , s tate2 , s tate3 , s tate4 , f l a g ;
s t a t e1=true ;
byte index ;
do
: : atomic{ enable ?true ;
i f
: : s tate1−>c l o ck s [ new ] . cannot_tick=true
: : s tate2−>c l o ck s [ new ] . cannot_tick=true
: : s t a t e3&&f l ag−>run subde lay Ins tant (new , cRight , true , n ) ; subno++;
: : else−>skip
f i ; }
subenable ?true ;
l oopde lay : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==new−>sub++;
i f
: : c l o ck s [ new ] . must_tick==true−>skip
: : else−>c l o ck s [ new ] . act_tick=true
f i
: : g o t o s f ?true−>goto l oopde lay
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : s tate1−>
i f
: : c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>sta t e3=true ; s t a t e1=
fa l se ; s t a t e2=fa l se ; s t a t e4=fa l se
: : ! c l o ck s [ cLe f t ] . act_tick&&c l o ck s [ cRight ] . act_tick−>sta t e2=true ; s t a t e1=
fa l se ; s t a t e3=fa l se ; s t a t e4=fa l se
: : else−>skip
f i
: : s tate2−>
i f
: : c l o ck s [ cLe f t ] . act_tick−>sta t e3=true ; s t a t e1=fa l se ; s t a t e2=fa l se ; s t a t e4=
fa l se
: : else−>skip
f i
: : s tate3−>f l a g=fa l se
i f
: : c l o ck s [ cLe f t ] . act_tick−>sta t e4=true ; s t a t e1=fa lse , s t a t e2=fa l se ; s t a t e3=
fa l se
: : else−>skip
f i
: : s tate4−>
i f
: : c l o ck s [ cLe f t ] . act_tick−>sta t e3=true ; s t a t e1=fa l se ; s t a t e2=fa l se ; s t a t e4=
fa l se
: : else−>skip
f i
f i
}
od
}
proctype subde lay Ins tant ( int cLeft , cRight ; bool i s t i g h t ; int delay ) {
byte index , count ;
count=0;
subenable ?true ;
l pd i : atomic{ s ub f i r e a b l e ? index ;
i f
: : index==cRight−>
i f
: : c l o ck s [ cRight ] . act_tick==true−>count++;
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: : else−>skip
f i ;
i f
: : count==delay−>subno−−;
i f
: : i s t i g h t−>c l o ck s [ cLe f t ] . must_tick=true
: : else−>skip
f i
: : else−>goto s f ?true−>goto l pd i
f i
: : g o t o s f ?true−>goto l pd i
f i ; }
}
In practice, a special case that the trigger clock is also the base clock c = a delayForn is
often used to model offset. Its transformation, simpler than the general delayFor, is shown
bellow.
proctype de l ay f o r ( int dClock , new , n) {
bool s t a t e ; int count ;
i f
: : n==0−>sta t e=true
: : else−>sta t e=fa l se
f i ;
do
: : atomic{ enable ?true ;
i f
: : s ta te−>run subInstant (new , dClock , true ) ; subno++
: : else−>c l o ck s [ new ] . cannot_tick=true
f i ; }
atomic{ f i r e a b l e ?true ;
i f
: : ! s ta te−>
i f
: : c l o ck s [ dClock ] . act_tick−>count++
: : else−>skip
f i ;
i f
: : count==n−>s ta t e=true
: : else−>skip
f i
: : else−>skip
f i
}
od
}
4.3 Logical truth preservation
SPIN checks a property by constructing the synchronous product of the transition system pro-
duced by the semantics engine and the automata transformed from the LTL formula. We denote
the CTS of a CCSL specification as CTS_C and the CTS of its transformed Promela model as
CTS_P . The transition system of the Promela model generated by the SPIN semantics engine
is denoted as TS_P . Since LTL formulas are expressed following the ϕ pattern (section ??),
properties are checked upon checkpoints. CTS_P |= ϕ ⇒ CTS_C |= φ, φ is the corresponding
checkpoint action LTL formula of ϕ. For a path pi = s1, s2, · · · in TS_P ,
• pi |= inst ∧ c.act_tick iff s1 |= inst ∧ c.act_tick.
s1 |= inst ∧ c.act_tick indicates that s1 is a checkpoint, and statement c.act_act = true
is executed in a path from an immediate previous checkpoint of s1, we denote it as s0.
Then in CTS_P , there exists a checkpoint transition s0
µ
=⇒ s1, and c ∈ µ. Since CTS_C
and CTS_P are checkpoint bisimilar, we get s
′
0
µ
′
=⇒ s′1 in CTS_C, s
′
0 R s0, s
′
1 R s1,
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µ−{τ} = µ−{τ} and c ∈ µ′ . That is to say that there is a checkpoint path pic in CTS_C
that pic |= c.
• pi |= inst ∧ ¬ ψ iff s1 |= inst ∧ ¬ ψ.
It means that statements representing the ticking decisions of ¬ψ are executed from s0 to
s1. Then in CTS_P , there is a path from s0 to s1 satisfying ¬φ. By CTS_C R CTS_P ,
we have pic |= ¬φ in CTS_C. φ is f(ψ), abandoning the inst and denoting each c.act_tick
as c.
• pi |= inst ∧ ψ1 ∧ ψ2 iff s1 |= inst ∧ ψ1 ∧ ψ2
It means that the statements representing the ticking decisions of ψ1 and ψ2 are executed
from s0 to s1. Then there is a path in CTS_P from s0 to s1 holds both φ1 and φ2,
φ1 = f(ψ1) and φ2 = f(ψ2). By checkpoint bisimulation, we get the corresponding path
in CTS_C, pic |= φ1 ∧ φ2.
• pi |= Xϕ iff pi2 |= ϕ.
If ϕ = inst ∧ ψ, pi2 |= ϕ iff s2 |= ϕ, corresponding to s1 µ=⇒ s2, µ |= φ in CTS_P ,
φ = f(ψ). Then s
′
1
µ
′
=⇒ s′2 and µ
′ |= φ in CTS_C. Since there is a self loop checkpoint
transition for each checkpoint, we can get pic |= Xφ.
If ϕ has temporal operator, satisfiability is still preserved. Because neither the ϕ pattern
nor the Checkpoint Action LTL changes the semantics of temporal operators.
• Similar to X, we can get pi |= Fϕ⇒ pic |= Fφ, pi |= Gϕ⇒ pic |= Gφ and pi |= Uϕ⇒ pic |=
Uφ.
For the other direction TS_P |= ϕ ⇐ CTS_C |= φ, the proof is just the reverse procedure.
As a conclusion, verifying a property of a transformed Promela model corresponds to checking
the satisfiability of the action based property of the source CCSL specification.
5 Related work
There are a lot of works on transforming a specification language into the input language of a
prominent model checking tool [8, 9, 10]. The transformation for CCSL has also been studied,
e.g., CCSL to Signal and Timed Petri Net in [11], and CCSL to PSL in [12]. But their transfor-
mations are not well suited for our objective. The synchronous languages, like Esterel and Signal,
are not convenient to express the asynchronous constraints in CCSL. E.g., for “a alternatesWith
b”, an additional super clock has to be built explicitly, clock a takes the true value and clock
b takes the false value. The lack of non-deterministic choice in synchronous languages is also a
major difficulty in the transformation. In this paper, we only concern on logical time, so we do
not need the full expressive power of Timed Petri Net or Timed Automata, which would increase
the cost of the verification dramatically. PSL is compatible with CCSL but it is mostly used for
assertions in hardware electronic systems. Since our goal is to to verify a CCSL specification, it
is more natural to build a CCSL specification as a model supported by a verification tool rather
than as a temporal logic based specification. VHDL is also considered. But it is difficult to
express coincident relations in VHDL and the delta-cycle simulation semantics of VHDL may
cause fake errors in transformation. Finally, we decide to use Promela as the target language.
Promela supports nondeterminism well. And its synchronous and asynchronous communication
mechanisms can be used to model the coincidence, precedence and exclusion relations of CCSL
(the “coincident instant”). The “coincident instant” way of implementing time slices in Promela
uses native functionality provided by Promela rather than by additional extensions. Similar
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works can be found in [13], which models time constructs from the process algebra ACP by
macro definitions entirely on the level of Promela, and in [14] which defines a new variable type
timer corresponding to the discrete time countdown timer. But it is difficult to express the
simultaneously clock tickings required by our transformation in their extensions.
Bisimulation relations are widely used to prove the semantical equivalence of two systems.
Our checkpoint bisimulation is a weak version of bisimulation relation, because the classical strong
bisimulation is too strong and unnecessary in our transformation. The checkpoint bisimulation
is inspired from the communicative bisimulation proposed by [15]. We reuse the checkpoint
concept, but adjust the bisimulation relation according to our formalism and goal. We prove
the logical truth preservation of our transformation and verification based on the checkpoint
bisimulation. The logical truth preservation here is a integration of two aspects: 1)validity
equivalence between state-based logics on state-labeled structures and action-based logics on
transition-labeled structures. A similar work can be found in [16] and [17], which discusses the
translation between CTL over Kripke Structures structure and ACTL over labeled transitions
systems. 2) logical truth preservation of bisimulations, which is discussed by [18] and [19]. We
adopt their ideas but describe the preservation in the context of our formalisms and property
patterns.
6 Conclusion and future work
In this paper, we have presented a method of transforming a CCSL specification into a Promela
model to do the formal verification by SPIN. The transformation is not just a syntax mapping
but semantic compatibility. And we prove the correctness of the method. First, we prove that
the transformation preserves checkpoint bisimulation. Then we show that verifying a property
of a transformed Promela model corresponds to checking the satisfiability of the action based
property of the source CCSL specification.
In our transformation, clocks in a CCSL specification are implemented as global variables
in the Promela model. This affects the partial order reduction in SPIN. However cluster-based
partial order reduction can solve this problem. In [20], they group the global variables and
encapsulate the dependencies between processes. It enhances the partial order reduction scheme
and reduces the checking time. We are developing a tool to implement our transformation and
formal verification on top of SPIN. And we will adapt the cluster-based partial order reduction
into our tool to improve the time complexity. After that, we will extend our work to dense time.
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